超越10Gbps之超高速特徵比對電路設計及其在網路入侵偵測系統之應用
No Thumbnail Available
Date
2007
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
因為在網路發達的科技社會中,網路上的犯罪行為呈現逐日攀升的現象,所以如何去保障大眾在使用網路時的安全,便成了一個很重要的議題。
在眾多的網路安全防護系統中不乏使用軟體或硬體為基礎的系統,但是大多都各有自己的利弊而無法在處理效率與設計時所消耗的資源成本上取得一個兩頭兼顧的平衡點。因此本篇的論文主要是想設計出一套新穎的Network Intrusion Detection System (NIDS),並且以硬體為核心,然後採用FPGA 為設計基礎而加以去實現。
在本論文所提出來的硬體電路設計,可以很輕易的藉由模擬實驗來證明,本論文的電路設計是一個具備著超高處理速度並且在設計過程中只需消耗少量的硬體資源成本,即可快速的以FPGA實現出一套NIDS系統電路。
A novel FPGA-based signature match circuit that can serve as the core of a hardware-based network intrusion detection system (NIDS) is presented in this paper. The circuit is based on simple shift registers and symbol encoders for the efficient signature match in hardware. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.
A novel FPGA-based signature match circuit that can serve as the core of a hardware-based network intrusion detection system (NIDS) is presented in this paper. The circuit is based on simple shift registers and symbol encoders for the efficient signature match in hardware. As compared with related work, experimental results show that the proposed work achieves higher throughput and less hardware resource in the FPGA implementations of NIDS systems.
Description
Keywords
網路入侵偵測系統, FPGA實作, 高處理效率, Network Intrusion Detection System (NIDS), FPGA implementation, High throughput