具有減少穩定時間技術的高速逐次逼近式類比數位轉換器
No Thumbnail Available
Date
2020
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
隨著半導體製程技術不斷向前推進，智慧型裝置儼然成為時下最熱門的消費性電子產品，輕薄短小且高效能則成為電路設計的主流，需要透過類比數位轉換器來實現。在眾多架構裡，沒有繁冗的架構且需求的元件較少，再加上製程的提升，高效能的特點，在高取樣率的電路需求中被廣泛地使用，即是逐次逼近式類比數位轉換器最為合適。
本論文中，提出了減少電容切換的穩定時間技術來有效地提高整體電路的操作速度，相較於傳統的DAC架構，在相同的總電容量下，使用兩組DAC，讓每次切換減少了兩倍的時間。此外，N位元的電路使用N個比較器使得SAR ADC比較後不必透過暫存的方式而是直接回傳比較結果給DAC的開關進行切換，大幅地加速整體運作速度。在供應電源為1.2-V操作下，本研究採用TSMC 90nm 1P9M的製程，取樣頻率為400MHz，輸入訊號頻率為199.85MHz的模擬下，可達到的信號雜訊失真比為48.71dB，DNL和INL分別為+0.24/ -0.22及+0.22/ -0.5，總消耗功率為4.77mW，品質因數為53.5-fJ/conversion-step。
With the improvement of semiconductor technology, smart devices have turned into one of the most popular consumer electronics. The requirement for a smaller size with high performance has become the mainstream in circuit design. To reach that requirement, an analog-to-digital converter will be needed in analog design. Among all the structures, successive approximation register analog-to-digital converter (SAR ADC) is the simplest and requires less circuit components. Also, with the advance of manufacturing process, its high performance and high sampling rate make it widely used in the circuit. Therefore, SAR ADC will be our best choice. In this thesis, a capacitor switching with settling time reduction (STR) technique is proposed to effectively enhance the operation speed of the overall circuit. Compared to the conventional DAC structure, with the same total capacitance, the two sets of DACs in the proposed structure are able to reduce the time by two in every switching. Besides, by using N comparators in an N-bit circuit, the SAR ADC does not need a temporary storage after comparison. Rather, the comparison result can directly be sent back to the DAC for switching and thus greatly accelerate the overall operation. Under 1.2V supply voltage, this work utilizes TSMC 90nm 1P9M manufacturing process. Under 400MHz sampling rate and with 199.85MHz input signal frequency, the simulation SNDR of the proposed ADC is 48.71dB. The DNL and INL are +0.24/-0.22 and +0.22/-0.5, respectively. The total power consumption is 4.77mW, and the FOM is 53.5fJ/conversion-step.
With the improvement of semiconductor technology, smart devices have turned into one of the most popular consumer electronics. The requirement for a smaller size with high performance has become the mainstream in circuit design. To reach that requirement, an analog-to-digital converter will be needed in analog design. Among all the structures, successive approximation register analog-to-digital converter (SAR ADC) is the simplest and requires less circuit components. Also, with the advance of manufacturing process, its high performance and high sampling rate make it widely used in the circuit. Therefore, SAR ADC will be our best choice. In this thesis, a capacitor switching with settling time reduction (STR) technique is proposed to effectively enhance the operation speed of the overall circuit. Compared to the conventional DAC structure, with the same total capacitance, the two sets of DACs in the proposed structure are able to reduce the time by two in every switching. Besides, by using N comparators in an N-bit circuit, the SAR ADC does not need a temporary storage after comparison. Rather, the comparison result can directly be sent back to the DAC for switching and thus greatly accelerate the overall operation. Under 1.2V supply voltage, this work utilizes TSMC 90nm 1P9M manufacturing process. Under 400MHz sampling rate and with 199.85MHz input signal frequency, the simulation SNDR of the proposed ADC is 48.71dB. The DNL and INL are +0.24/-0.22 and +0.22/-0.5, respectively. The total power consumption is 4.77mW, and the FOM is 53.5fJ/conversion-step.
Description
Keywords
逐次逼近式類比數位轉換器, 電容式數位類比轉換器, 減少穩定時間技術, 比較器, Successive Approximation Register Analog-to-Digital Converter, Capacitive DAC array, Capacitor settling time reduction technique, Comparator