Skip to main content
Communities & Collections
All of DSpace
Statistics
English
العربية
বাংলা
Català
Čeština
Deutsch
Ελληνικά
Español
Suomi
Français
Gàidhlig
हिंदी
Magyar
Italiano
Қазақ
Latviešu
Nederlands
Polski
Português
Português do Brasil
Srpski (lat)
Српски
Svenska
Türkçe
Yкраї́нська
Tiếng Việt
Log In
Log in
New user? Click here to register.
Have you forgotten your password?
Home
理學院
資訊工程學系
學位論文
學位論文
Permanent URI for this collection
http://rportal.lib.ntnu.edu.tw/handle/20.500.12235/73912
Browse
Search
By Issue Date
By Author
By Title
By Subject
By Subject Category
Search
By Issue Date
By Author
By Title
By Subject
By Subject Category
1 results
Back to results
Filters
Author
search.filters.author.Chien-Ting Chen
1
search.filters.author.陳建廷
Subject
1
search.filters.subject.FPGA
1
search.filters.subject.系統晶片設計
1
search.filters.subject.菲涅耳轉換
Browse subject tree
Date
Start
End
Submit
2013
1
Has files
1
Yes
Reset filters
Settings
Sort By
Accessioned Date Descending
Most Relevant
Title Ascending
Date Issued Descending
Results per page
1
5
10
20
40
60
80
100
Search
Author: search.filters.author.Chien-Ting Chen
×
Search Tools
Search Results
Now showing
1 - 1 of 1
No Thumbnail Available
Item
適用於高速菲涅耳轉換之積體電路架構設計
(
2013
)
陳建廷
;
Chien-Ting Chen
Show more
本論文主要提出一硬體架構實現高速菲涅耳轉換,透過本硬體架構可還原全像片的相位值,後續再進行相位展開法則計算即可重建出物體實際樣貌。為了提高精確度,本硬體電路中大多使用IEEE 754浮點數格式進行運算,運算單元內部皆以管線化架構的方式實現,並且利用最佳排程將各運算單元之計算以平行的方式進行,有效提高菲涅耳轉換整體電路的運算效率,最後將此電路實現於FPGA開發平台並實際量測硬體資源消耗、運算時間以及功率消耗,透過硬體運算結果與軟體運算結果相互驗證確認還原結果正確。根據實驗結果,本論文提出之硬體架構有高精確度、高速運算以及低功率消耗之優點,對於現今要求即時運算的嵌入式數位全像系統,本論文所提出之硬體架構較具有競爭力。
Show more