Skip to main content
Communities & Collections
All of DSpace
Statistics
English
العربية
বাংলা
Català
Čeština
Deutsch
Ελληνικά
Español
Suomi
Français
Gàidhlig
हिंदी
Magyar
Italiano
Қазақ
Latviešu
Nederlands
Polski
Português
Português do Brasil
Srpski (lat)
Српски
Svenska
Türkçe
Yкраї́нська
Tiếng Việt
Log In
Log in
New user? Click here to register.
Have you forgotten your password?
Home
理學院
資訊工程學系
學位論文
學位論文
Permanent URI for this collection
http://rportal.lib.ntnu.edu.tw/handle/20.500.12235/73912
Browse
Search
By Issue Date
By Author
By Title
By Subject
By Subject Category
Search
By Issue Date
By Author
By Title
By Subject
By Subject Category
1 results
Back to results
Filters
Author
search.filters.author.Chia-Lung Hung
1
search.filters.author.洪嘉隆
Subject
1
search.filters.subject.可程式邏輯陣列
1
search.filters.subject.競爭式學習
Browse subject tree
Date
Start
End
Submit
2009
1
Has files
1
Yes
Reset filters
Settings
Sort By
Accessioned Date Descending
Most Relevant
Title Ascending
Date Issued Descending
Results per page
1
5
10
20
40
60
80
100
Search
Author: search.filters.author.Chia-Lung Hung
×
Search Tools
Search Results
Now showing
1 - 1 of 1
No Thumbnail Available
Item
高效能管線化架構之快速競爭式學習系統
(
2009
)
洪嘉隆
;
Chia-Lung Hung
Show more
中文摘要 本論文針對競爭式學習(competitive learning,CL)提出了一個全新的管線化(pipeline)架構,能夠有效的加速學習時間,此架構提出了神經元交換(swapping)的機制,來達到了不同訓練向量之間能夠同時進行神經元的競爭,有效增加神經元競爭階段時期的效能。而在神經元更新無可避免的除法部分,我們採用了查表式除法(lookup-table based division),能夠在很低的面積複雜度之下依然擁有很高的精確度,同時有效的降低耗時的除法運算。 此架構以現場可程式邏輯陣列(field programmable gate array,FPGA)為實現平台,我們已測量出以Nios軟核心中央處理器執行此新管線化架構所需的CPU時間,而實驗結果顯示出了CPU時間遠遠低於未搭配硬體電路的Pentium IV處理器。
Show more